ECE 205 "Electrical and Electronics Circuits"

Spring 2024 – LECTURE 31 MWF – 12:00pm

Prof. Umberto Ravaioli

2062 ECE Building

Lecture 31 – Summary

- **Learning Objectives**
- 1. Universal gates combine to realize any other logic function
- 2. Logic gates realized physically with BJT's

Using standard gates to construct other logic functions

NOR and NAND are considered universal gates for the purpose of constructing other ones.

Construct the NOT gate



A	Y
0	1
1	0



Α	В	Y
0	0	1
0	1	0
1	0	0
1	1	0



Α	В	Y
0	0	1
0	1	0
1	0	0
1	1	0

Construct the NOT gate



Α	Y
0	1
1	0



Α	В	Υ
0	0	1
0	1	1
1	0	1
1	1	0



Α	В	Y
0	0	1
0	1	1
1	0	1
1	1	0

Construct the BUFFER gate



Α	Y
0	0
1	1





Construct the BUFFER gate



Α	Y
0	0
1	1





Construct the AND gate



Α	В	Y
0	0	0
0	1	0
1	0	0
1	1	1



Construct the AND gate



Α	В	Y
0	0	0
0	1	0
1	0	0
1	1	1





Construct the AND gate



Α	В	Υ
0	0	0
0	1	0
1	0	0
1	1	1

PROOF

 $\mathbf{Y} = \overline{\overline{\mathbf{A}} + \overline{\mathbf{B}}}$

Apply De Morgan Theorem

 $\overline{\mathbf{A}} + \overline{\mathbf{B}} = \overline{\mathbf{A} \ \mathbf{B}}$





Construct the NAND gate



Α	В	Y
0	0	1
0	1	1
1	0	1
1	1	0



Construct the OR gate



Α	В	Y
0	0	0
0	1	1
1	0	1
1	1	1



Construct the OR gate



Α	В	Y
0	0	0
0	1	1
1	0	1
1	1	1



Construct the OR gate



Α	В	Y
0	0	0
0	1	1
1	0	1
1	1	1



Construct the NOR gate



Α	В	Y
0	0	1
0	1	0
1	0	0
1	1	0



Logic Gates using BJT's

We consider logic gates made with BJTs connected by resistors (Resistor-Transistor-Logic or RTL). This was the earliest digital logic family for integrated circuits.

While there are much higher performance designs for BJT chips (e.g., Transistor-Transistor-Logic or TTL), RTL is still a good approach to prototype simple logic circuits with discrete components that can handle a fair amount of power in servo-mechanisms.

Intermediate between RTL and TTL, there was the Diode-Transistor-Logic (DTL) where inputs run through *p-n* junctions.



Consider two cases

Assume

 $V_{BE}(ON) = 0.7 V$ $V_{CE}(sat) = 0.2 V$

$$\beta = 10$$



 $V_{BE} < V_{BE}(ON)$ $V_0 = V_{CC} = 10V$ $Q_1 \text{ OFF}$

Consider two cases

Assume

 $V_{BE}(ON) = 0.7 V$ $V_{CE}(sat) = 0.2 V$

 $\beta = 10$



 $V_{BE} < V_{BE}(ON)$ $V_0 = V_{CC} = 10V$ $Q_1 \text{ OFF}$





Two states of operation

$$\begin{array}{c} \textcircled{0} \text{ LOW } V_{in} \rightarrow \text{HIGH } V_0 \end{array} \\ \hline \hline Q_1 \text{ OFF} \end{array}$$



20



For a given technology one has to set reference voltage levels to accept logical states 0 and 1.



Basic principle to design logic gates with BJT: $+V_{CC}$ Two states of operation R_{C} LOW $V_{in} \rightarrow \text{HIGH } V_0$ (1) Q_1 OFF V_0 R_B \mathbf{Q}_1 HIGH $V_{in} \rightarrow \text{LOW } V_0$ Q_1 SATURATION V_{in}

For a given technology one has to set reference voltage levels to accept logical states 0 and 1.



21



Basic Inverter (NOT) implementation

$$V_{BE}(ON) = 0.7 V$$
 $V_{CE}(sat) = 0.2 V$

$$\beta = 10$$

$$+V_{CC} = 10V$$

$$R_{C} = 1k\Omega$$

$$R_{B} = 1k\Omega$$

$$Q_{1}$$

$$U_{I} = 0V$$

$$= 0V$$

$$U_{I} = 0V$$

$$V_0 = V_{CC} = 10V$$



On the *I-V* curves



BJT inverter circuit

Another example, realized with $\pm V_{CC}$ bias

Example: Realization of inverter circuit with *n-p-n* BJT (positive logic)



Base circuit

Node Voltage method

Input voltage

Assume

$$V_{in} = 0.2 V$$
$$I_B = 0 V$$

 $0.2V + 100 k\Omega$ V_B V_B V_B V_B $V_B - 0.2 + V_B - (-12) = 0$ $V_B - 12V$ $V_B - 4k + 3kV_B + 36k = 0$ $V_B = -1.391 V$

The base *p-n* junction is OFF and as a consequence the transistor is in CUT-OFF mode. Base and collector currents are zero and

$$V_{out} = V_{CC} = 12 \text{ V}$$





Collector circuit

Input voltage

 $+V_{CC}=12V$ $R_c = 2.2 \text{ k}\Omega$ С OV_{out} E $\beta = 30$

$$V_{in} = 12 \text{ V}$$

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

 $V_{CE}(\text{sat}) = 0.2 \text{ V}$
 $\overline{I_R} \approx 0.63 \text{ mA}$

Assuming Forward-Active mode

$$I_C = \beta I_B = 19.9 \text{ mA}$$

Check for saturation

$$I_{C}(\text{sat}) = \frac{V_{CC} - V_{CE}(\text{sat})}{R_{C}}$$
$$= \frac{11.8}{2.2\text{k}} = 5.36 \text{ mA}$$
$$I_{B}(\text{sat}) = I_{C}/\beta = 0.179 \text{ mA}$$

The base current exceeds the value at onset of saturation

SATURATION mode

$$I_C = I_C(\text{sat}) = 5.36 \text{ mA}$$

Indeed, this circuit behaves like a logic inverter



Simple logic gate design with BJT's



-> See next



$$I_{B2} = 9.3/2k = 4.65mA$$

 $I_{C2}(\text{sat}) = \frac{10 - 0.2}{1\text{k}} = 9.8\text{mA}$

Assuming forward-active mode $I_{C2} = 46.5 \text{mA}$

$$Q_2$$
 = SATURATION

Two BJT's in cascade $V_{BE}(ON) = 0.7 V$ $+V_{CC} = 10V$ $+V_{CC}=10V$ $V_{CE}(\text{sat}) = 0.2 \text{ V}$ $\beta = 10$ $R_{C1} = 1 \mathrm{k} \Omega$ $R_{C2} = 1 \mathrm{k} \Omega$ V_{C1} $\circ V_0$ $R_{B1} = 1 \mathrm{k} \Omega$ $R_{B2} = 1 \mathrm{k} \Omega$ Q_1 \mathbf{Q}_2 V_{in} Va V. V_o 0_ Λ.

v in	Q 1	V C1	Q 2	• 0
0 V ()	OFF	5.35V 1	SAT	0.2 V ()
10V 1	SAT	0.2 V ()	OFF	10 V 1

Two NOT gates in series



37



Υ

$$V_{BE}(ON) = 0.7 V$$
$$V_{CE}(sat) = 0.2 V$$
$$\beta = 10$$



$$\frac{V_{Q1} - V_A}{5k} + \frac{V_{Q1} - V_B}{5k} = 0$$

$$V_{Q1} = \frac{V_A + V_B}{2}$$

$$V_A = 0 \qquad V_B = 0$$

$$V_{Q1} = 0$$

$$V_{Q1} = 0$$

$$V_{Q1} = 5V$$

$$V_{Q1} = 5V$$

$$V_{Q1} = 5V$$

$$V_{Q1} = 5V$$

$$V_{Q1} = 10V$$

$$V_{Q1} = 10V$$

Equivalent base circuit for Q_1









 $V_{BE}(ON) = 0.7 V$ $V_{CE}(\text{sat}) = 0.2 \text{ V}$ $\beta = 10$ **10V** 1kΩ •*V*₁ $\mathbf{Q}_{\mathbf{1}}$ V_{Q1} o 10 - 0.2 $I_{\mathcal{C}}(\operatorname{sat}) = -$ = 9.8mA 1kΩ

$$V_{Q1} = \mathbf{0}$$
$$V_1 = \mathbf{10} \mathbf{V}$$

$$V_{Q1} = 5V$$

$$I_{B} = \frac{5 - 0.7}{2.5 \text{k}\Omega} = 1.72 \text{mA}$$

$$I_{C} = \beta I_{B} = 17.2 \text{mA} \gg I_{C}(\text{sat})$$

$$\boxed{V_{1} = 0.2 \text{ V}}$$

$$V_{Q1} = 10V$$

$$I_{B} = \frac{10 - 0.7}{2.5 \text{k}\Omega} = 3.72 \text{mA}$$

$$I_{C} = \beta I_{B} = 37.2 \text{mA} \gg I_{C}(\text{sat})$$

$$\boxed{V_{1} = 0.2 \text{ V}}$$

41

 $V_{BE}(ON) = 0.7 V$ $V_{CE}(sat) = 0.2 V$ $\beta = 10$



$$I_{C}(\text{sat}) = \frac{10 - 0.2}{1 \text{k}\Omega} = 9.8 \text{mA}$$

 Q_1 OFF

$$I_B = \frac{10 - 0.7}{1k\Omega + 5k\Omega} = 1.55 \text{mA}$$

$$I_C = \beta I_B = 15.5 \text{mA} \gg I_C(\text{sat})$$

$$V_0 = 0.2 V$$

Q_2 SATURATION

 $V_{BE}(ON) = 0.7 V$ $V_{CE}(sat) = 0.2 V$ $\beta = 10$ **10V** 1kΩ $\circ V_0$ V_1 \mathbf{Q}_2

 Q_1 SATURATION $V_1 = V_{CE}(sat)$ $= 0.2V < V_{BE}(ON)$ $I_B = 0$ $I_C = 0$ $V_0 = 10 \, V$ \mathbf{Q}_2 OFF





Other NOR implementations



NOR

$$V_{CC} = 10V$$



V _A	V _B	Q ₁	Q ₂	V ₀
0V ()	0V ()	OFF	OFF	10 V 1
0V ()	10V (1)	OFF	SAT	0.2 V ()
10V 1	0V ()	SAT	OFF	0.2 V ()
10V 1	10V (1)	SAT	SAT	0.2 V ()

RTL-based NOR circuits were used in the Apollo Guidance Computer that went to the moon (the first computer using silicon integrated circuits)



Silicon integrated circuit with two 3-inputs NOR gates, used in the Apollo Guidance computer.





49





MOS Technology 6502 8-bit microprocessor (1975) 3510 transistors (MOSFET)

CPU of:

- Apple II
- Atari 400 & 800
- BBC Micro
- Commodore PET & VIC-20

Photo: © Antoine Bercovici

Semiconductor chips in consumer products have billions of transistors

Apple M2 Max has 67 billion MOSFETs (2023) Apple M2 Ultra (2×M2 Max) has 134 billion MOSFETs

AMD's MI300X has 153 billion MOSFETs (2023)

The Wafer Scale Engine 2 (WS2) deep-learning processor by Cerebras has 2.6 trillion MOSFETs





850,000 cores Memory bandwidth = 20 Petabytes/sec

https://www.cerebras.net/product-chip/

Moore's Law - The number of transistors on integrated circuit chips (1971-2018)

Our World in Data

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress - such as processing speed or the price of electronic products - are linked to Moore's law.



• Estimated number of grains of sand on Earth

 $\approx 7.5 \times 10^{18}$ (seven quintillion five hundred quadrillions grains)

• Estimated number of transistors fabricated since 1947 $\approx 2.9 \times 10^{21}$ (2.0 sextillion transistors) [2014] $\approx 1.3 \times 10^{22}$ (13 sextillion transistors) [2022]

- Estimated number of stars in the Universe visible with the Hubble telescope (2003)
- Estimated number of H₂₀ molecules in 10 drops of water
- $\approx 7.0 \times 10^{22}$ (70 sextillions)

Two transistors in series

 $V_{BE}(ON) = 0.7 V$ $V_{CE}(sat) = 0.2 V$ $\beta = 10$





Two transistors in series

 $V_{BE}(ON) = 0.7 V$ $V_{CE}(sat) = 0.2 V$

$$\beta = 10$$

$$V_{A} = V_{B} = 0V$$

$$V_{A} = 0V$$

$$V_{A} = 10V$$

$$V_{B} = 10V$$

$$V_{B} = 0V$$

$$V_{B} = 0V$$

$$V_{A} = V_{B} = 10V$$

$$V_{A} = V_{B} = 10V$$

$$V_{A} = V_{B} = 10V$$

$$+V_{cc} = 10V$$

$$V_{0} = 10V$$

$$V_{0} = 10V$$

$$V_{0} = 10V$$

$$V_{0} = 0.4V$$

Two transistors in series				+1	$V_{cc} = 10V$
$V_{BE}(\theta)$ $V_{CE}(\theta)$ $\beta =$	ON) = 0.7 V sat) = 0.2 V 10		ID) Y	$R_{B1} = 1 \mathrm{k}\Omega$	$R_{c} = 1k\Omega$ V_{0} Q_{1}
		A B 0 0 0 1 1 0 1 1	Y 1 1 1 1 0	$R_{B2} = 1 k\Omega$ $V_B \circ V_{A}$	
	V _A	V _B	Q ₁	Q ₂	V ₀
	0V ()	0V ()	OFF	OFF	10 V 1
	0V ()	10V 1	OFF	SAT	10 V 1
	10V 1	0V ()	OFF	OFF	10V (1)
	10V 1	10V 1	SAT	SAT	0.4V ()

