

ECE 205 “Electrical and Electronics Circuits”

Spring 2024 – LECTURE 32

MWF – 12:00pm

Prof. Umberto Ravaioli



2062 ECE Building

Lecture 32 – Summary



Learning Objectives

1. Logic gates realized physically with BJT's

Basic Inverter (NOT) implementation




Transistors are like switches



$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$





$$V_0 = V_{CC} = 10\text{V}$$

V_{in}	V_0
0 V (0)	10 V (1)

$$V_{BE(ON)} = 0.7 \text{ V}$$

$$V_{CE(sat)} = 0.2 \text{ V}$$

$$\beta = 10$$



$$V_0 = V_{CC} = 10\text{V}$$

$$I_C(\text{sat}) = \frac{10 - 0.2}{1\text{k}\Omega} = 9.8\text{mA}$$


$$I_B = \frac{10 - 0.7}{1\text{k}\Omega} = 9.3\text{mA}$$

$$I_C = \beta I_B = 93\text{mA} \gg I_C(\text{sat})$$

$$V_0 = 0.2\text{V}$$

V_{in}	V_0
0 V	10 V
10V	0.2 V


On the I - V curves



Two transistors in cascade

Buffer implementation

Two NOT gates in series




Single BJT Inverter

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$




V_{in}	Q_1	V_{C1}		
0 V (0)	OFF	10 V (1)		
10V (1)	SAT	0.2 V (0)		

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$

Two BJT's in cascade



V_{in}	Q_1	V_{C1}		
0 V (0)	OFF	10 V (1)		
10V (1)	SAT	0.2 V (0)		

→ See next


Two BJT's in cascade

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$

$Q_1 = \text{OFF}$



Two BJT's in cascade

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$


$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$

$Q_1 = \text{OFF}$

$$V_{C1} = 5.35 \text{ V}$$

$$4.65 \text{ V}$$



$$V_{CC} - (R_{C1} + R_{B2})I_{B2} - V_{BE}(\text{ON}) = 0$$

$$10 - 2\text{k}\Omega I_{B2} - 0.7 = 0$$

$$I_{B2} = 9.3/2\text{k} = 4.65\text{mA}$$

Assuming forward-active mode

$$I_{C2} = 46.5\text{mA}$$

Two BJT's in cascade

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$


$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$

$Q_1 = \text{OFF}$

$$V_{C1} = 5.35 \text{ V}$$

$$4.65 \text{ V}$$



$$V_{CC} - (R_{C1} + R_{B2})I_{B2} - V_{BE}(\text{ON}) = 0$$

$$10 - 2\text{k}\Omega I_{B2} - 0.7 = 0$$

$$I_{B2} = 9.3/2\text{k} = 4.65\text{mA}$$

$$I_{C2}(\text{sat}) = \frac{10 - 0.2}{1\text{k}} = 9.8\text{mA}$$

Assuming forward-active mode

$$I_{C2} = 46.5\text{mA}$$


$Q_2 = \text{SATURATION}$

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$


$$\beta = 10$$

Two BJT's in cascade



V_{in}	Q_1	V_{C1}	Q_2	V_0
0 V (0)	OFF	5.35V (1)	SAT	0.2 V (0)
10V (1)	SAT	0.2 V (0)	OFF	10 V (1)

Two NOT gates in series



Two transistors in cascade

OR gate implementation


OR Logic Gate

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$


$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$

OR



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1




OR Logic Gate

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$



$$\frac{V_{Q1} - V_A}{5\text{k}} + \frac{V_{Q1} - V_B}{5\text{k}} = 0$$

$$V_{Q1} = \frac{V_A + V_B}{2}$$

$$V_A = 0 \quad V_B = 0$$

$$V_{Q1} = 0$$

$$V_A = 10\text{V} \quad V_B = 0$$

$$V_{Q1} = 5\text{V}$$





$$V_A = 0 \quad V_B = 10\text{V}$$

$$V_{Q1} = 5\text{V}$$

$$V_A = 10\text{V} \quad V_B = 10\text{V}$$

$$V_{Q1} = 10\text{V}$$

Thevenin Equivalent base circuit for Q_1




OR Logic Gate

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$



$$I_C(\text{sat}) = \frac{10 - 0.2}{1\text{k}\Omega} = 9.8\text{mA}$$

$$V_{Q1} = 0$$

$$V_1 = 10 \text{ V}$$

$$V_{Q1} = 5 \text{ V}$$

$$I_B = \frac{5 - 0.7}{2.5\text{k}\Omega} = 1.72\text{mA}$$

$$I_C = \beta I_B = 17.2\text{mA} \gg I_C(\text{sat})$$

$$V_1 = 0.2 \text{ V}$$

$$V_{Q1} = 10 \text{ V}$$

$$I_B = \frac{10 - 0.7}{2.5\text{k}\Omega} = 3.72\text{mA}$$

$$I_C = \beta I_B = 37.2\text{mA} \gg I_C(\text{sat})$$


$$V_1 = 0.2 \text{ V}$$

OR Logic Gate

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$



$$I_C(\text{sat}) = \frac{10 - 0.2}{1\text{k}\Omega} = 9.8\text{mA}$$

Q₁ OFF

$$I_B = \frac{10 - 0.7}{1\text{k}\Omega + 5\text{k}\Omega} = 1.55\text{mA}$$

$$I_C = \beta I_B = 15.5\text{mA} \gg I_C(\text{sat})$$

$$V_0 = 0.2 \text{ V}$$


Q₂ SATURATION

OR Logic Gate

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$



Q_1 SATURATION

$$V_1 = V_{CE}(\text{sat}) \\ = 0.2\text{V} < V_{BE}(\text{ON})$$

$$I_B = 0$$

$$I_C = 0$$

$$V_0 = 10 \text{ V}$$


Q_2 OFF

OR Logic Gate

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$




V_A	V_B	Q_1	Q_2	V_0
0V (0)	0V (0)	OFF	SAT	0.2 V (0)
0V (0)	10V (1)	SAT	OFF	10 V (1)
10V (1)	0V (0)	SAT	OFF	10V (1)
10V (1)	10V (1)	SAT	OFF	10V (1)

OR Logic Gate

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$





V_A	V_B	Q_1	V_x
0V	0V	OFF	10V
0V	10V	SAT	0.2V
10V	0V	SAT	0.2V
10V	10V	SAT	0.2V


After connection to Q_2

$$V_x = 7.75 \text{ V}$$

Other NOR implementations




Multi-transistor RTL Gate




NOR

$$V_{CC} = 10V$$






V_A	V_B	Q_1	Q_2	V_0
0V (0)	0V (0)	OFF	OFF	10 V (1)
0V (0)	10V (1)	OFF	SAT	0.2 V (0)
10V (1)	0V (0)	SAT	OFF	0.2 V (0)
10V (1)	10V (1)	SAT	SAT	0.2 V (0)

RTL-based NOR circuits were used in the Apollo Guidance Computer that went to the moon (the first computer using silicon integrated circuits)




Silicon integrated circuit with two 3-inputs NOR gates, used in the Apollo Guidance computer.

computerhistory.org/blog/silicon-chips-take-man-to-the-moon/



THIS SCHEMATIC IS REPRESENTATIVE OF THE ELECTRICAL CHARACTERISTICS ONLY. THE PHYSICAL CIRCUITRY IS ENTIRELY CONTAINED WITHIN A MICRO NOR GATE FLAT PACK



MOS Technology

**6502 8-bit microprocessor
(1975)**

3510 transistors (MOSFET)

CPU of:

- Apple II
- Atari 400 & 800
- BBC Micro
- Commodore PET & VIC-20


Semiconductor chips in consumer products have now billions of transistors

Apple M2 Max has 67 billion MOSFETs (2023)

Apple M2 Ultra (2×M2 Max) has 134 billion MOSFETs

AMD's MI300X has 153 billion MOSFETs (2023)

The **Wafer Scale Engine 2 (WS2)** deep-learning processor by Cerebras has 2.6 trillion MOSFETs



21.5 cm

Cerebras WSE-2

46,225mm² Silicon

2.6 Trillion transistors

850,000 cores

Memory bandwidth = 20 Petabytes/sec

<https://www.cerebras.net/product-chip/>

- **Estimated number of grains of sand on Earth**
 $\approx 7.5 \times 10^{18}$ (seven quintillion five hundred quadrillions grains)

- **Estimated number of transistors fabricated since 1947**
 $\approx 2.9 \times 10^{21}$ (2.0 sextillion transistors) [2014]
 $\approx 1.3 \times 10^{22}$ (13 sextillion transistors) [2022]

- **Estimated number of stars in the Universe visible with the Hubble telescope (2003)**
- **Estimated number of H₂O molecules in 10 drops of water**
 $\approx 7.0 \times 10^{22}$ (70 sextillions)

Two transistors in series


NAND gate implementation

Two transistors in series



$$V_{BE(\text{ON})} = 0.7 \text{ V}$$

$$V_{CE(\text{sat})} = 0.2 \text{ V}$$



$$\beta = 10$$



SLIDE #4 AGAIN



Transistors are like switches



Two transistors in series

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$

$$V_A = V_B = 0 \text{ V}$$





$$V_A = 0 \text{ V}$$

$$V_B = 10 \text{ V}$$

$$V_A = 10 \text{ V}$$

$$V_B = 0 \text{ V}$$

$$V_A = V_B = 10 \text{ V}$$



Two transistors in series

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$


$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$

NAND



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0




V_A	V_B	Q_1	Q_2	V_0
0V (0)	0V (0)	OFF	OFF	10 V (1)
0V (0)	10V (1)	OFF	SAT	10 V (1)
10V (1)	0V (0)	OFF	OFF	10V (1)
10V (1)	10V (1)	SAT	SAT	0.4V (0)

NAND implementation with other BJT technologies


Direct-Coupled-Transistor-Logic

DCTL




Diode-Transistor-Logic

DTL



Transistor-Transistor-Logic

TTL





Alternative circuits – What logic gates are these?

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$

$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$





Alternative circuits – What logic gates are these?

$$V_{BE}(\text{ON}) = 0.7 \text{ V}$$


$$V_{CE}(\text{sat}) = 0.2 \text{ V}$$

$$\beta = 10$$




From Lecture 30


$$(A + B) \overline{(AB)}$$




XOR circuit realization with BJT




Another Example



$$Y = \overline{\overline{AB} + C}$$







$$Y = \overline{\overline{AB}} + C$$

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

What if we transform the circuit?



TOTAL = 4 BJT's



NOT = 1 BJT
 Two 2-inputs NAND's = 4 BJT's
 Two NOT's to obtain AND's = 2 BJT

TOTAL = 7 BJT's

$$Y = \overline{\overline{AB} + C}$$



Using De Morgan's theorem



$$Y = ABC\bar{C}$$

NOT = 1 BJT
 One 3-inputs NAND = 3 BJT's
 NOT to obtain AND = 1 BJT

TOTAL = 5 BJT's